Introduction
Channel-mobility enhncement is one of key technologies for boosting performance of CMOS logic circuits. We have proposed strained Ge-rich SiGe-on-Insulator (SGOI) as high-mobility material for pMOSFETs and demonstrated the large mobility enhancement of up to 10 times at room temperature [1] . Practically, mobility enhancement at higher temperatures is more important since operating temperatures in VLSI devices are higher than room temperature. However, a normal operation and advantage in mobility at high temperatures in these devices have not been verified yet. In this work, high-temperature operation and mobility enhancement are demonstrated up to 200˚C for strained Ge-rich SGOI-pMOSFETs. Phonon-limited mobility, which ultimately dominates mobility at high temperatures, was extracted by analyzing temperature dependence of the mobility. The extracted mobility exhibited enhancement over 10 times at 200ºC, suggesting that the strained SGOI channel retains the advantage in mobility at high temperatures in operating VLSI devices.
Device structure
Recessed SGOI-pMOSFETs were fabricated by the local condensation technique [1] . The device had a Ge-rich channel region with compressive strain and Si-rich source/drain (S/D) regions on a buried oxide layer, in order to realize large mobility enhancement and low junction leakage current (Fig. 1) . Typical device parameters were listed in Table 1 as well as calculated band gap energy, E g [3] .
Values of strain, ε, and Ge fraction, x, were determined from the Raman measurement [2] . Cross sectional TEM images in Fig. 2 showed dislocations around the S/D regions and surface undulation on the channel in the thicker device with SGOI thickness of ~25 nm, whereas showed no dislocations and a smooth oxide interface in the thinner device with SGOI thickness of ~5 nm. Correspondingly, it was found from the Raman measurements that the thicker device was partially relaxed and the thinner one was fully strained. This can be explained that the SGOI thicknesses were significantly larger than and comparable to the equilibrium critical thickness values for the thicker and thinner devices, respectively.
Electrical characterization
Transistor characteristics: Significant enhancement (~6 times) of saturation drain current, which was comparable to the enhancement at 27˚C, was obtained at 200˚C for the strained SGOI-pMOSFET (x=0.92) (Fig. 3) . The thicker and thinner devices cut off even at 200ºC (Fig. 4) , irrespective of their small E g values for the strained SGOI channels, thanks to the lower drain leakage due to larger E g values in the S/D regions than in the channels.
Mobility-limiting mechanisms:
The dependence of mobility on temperature, T, was investigated to clarify the mobility-limiting mechanism. The observed hole mobility in the thicker device (x=0.92) was almost dependent on the effective field, E eff , as E eff -1 at T ranging from 23K to 472K (Fig. 5) . Assuming simple power dependences on E eff for each component of the mobility such as µ phonon ∝E eff -0.3 , µ alloy ∝ E eff -0.3 and µ SR ∝ E eff -1 [4, 5] , it is suggested that the surface roughness scattering is a dominant scattering mechanism. Here, µ phonon , µ alloy and µ SR are mobility components limited by phonon scattering, alloy scattering and surface roughness scattering, respectively. This is consistent with the TEM image indicating the rough gate-oxide interface. In the thinner device (x=0.59), on the other hand, the dependencies were between E eff -1 and E eff
, suggesting that all the three components should be considered as mobility-limiting mechanisms. The difference from the case of the thicker device is attributable to less significant surface roughness scattering due to the smoother oxide interface and more significant alloy scattering. Additional mobility degradation mechanisms due to the strong confinement and the thickness fluctuation have been reported in ultra-thin body SOI-pMOSFETs with the SOI thicknesses less than ~5 nm [6] . However, no degradation due to the thickness reduction was observed for the normalized mobility of the thinner devices by calculated enhancement factors depending on x [7] (Fig. 6) .
Extraction of phonon-limited mobility: The mobility enhancement factors increased as T was increased, especially for the thicker device (Fig. 7) . This was a result of the weaker temperature dependence of the mobility in the SGOI channel than in Si channel (Fig. 8) , presumably due to the significant surface roughness scattering. In order to examine advantage in mobility at high temperatures for ideal strained SGOI devices with negligible alloy scattering (x~1) and moderate surface roughness scattering expected for a smooth interface, values of µ phonon were extracted assuming that µ alloy and µ SR are independent of T and 1/ µ phonon (T) =1/ µ total (T)-1/ µ total (23K), where 1/µ total (23K)=1/ µ alloy +1/ µ SR . The assumptions may be reasonable since µ total was almost saturated at low temperatures (Fig. 8) . The extracted µ phonon (T) exhibited larger values for higher x, and temperature dependences were consistent with Si-MOSFETs [4] such as µ phonon (T)∝T -1.75 at T>200K (Fig. 9) . The obtained enhancement factors of µ phonon was estimated to be 12 and 5.5 at 200˚C for the thicker (x=0.92) and the thinner (x=0.59) devices, respectively. This result indicates that significantly large mobility enhancement can be expected essentially in Ge-rich and ultra-thin SGOI-pMOSFETs.
Conclusion
Significantly large I on enhancement was observed at T up to 200˚C in Ge-rich and ultra-thin strained SGOI-pMOSFETs. It was shown that thickness reduction of the SGOI layer, which is necessary for the CMOS scaling, allowed dislocation-free channel layer with smooth interfaces without mobility degradation. Extracted phonon-limited mobility also exhibited large enhancement factors over 5 even at T=200˚C. In conclusion, mobility advantage in ultra-thin SGOI-pMOSFETs was confirmed at temperatures comparable with or higher than operating temperatures in VLSI devices. 
Fig. 9
Extracted phonon-limited mobility as function of temperature for SGOI-and SOI-pMOSFETs. The temperature dependencies were described as T -1.75 , which is consistent with a result for a Si-MOSFET. 
